Appl. No.: 10/731,775 Docket No.: DB000861-004 Amdt. Dated: August 19, 2004

Reply to Office action of August 13, 2004

Amendments to the Specification:

Please replace paragraph [0006] with the following replacement paragraph:

[0006] It	is also known to imp	plement loops in phase	s. For example, U. S. Patent No.
6,445,231 Appli	cation No. [[,]] filed [[,]] (Micron No. 98-0788) entitled
Digital Dual-Loop DLL Design Using Coarse and Fine Loops illustrates a circuit in which the			
delay line is comprised of both a coarse loop and a fine loop. The coarse loop is designed to			
produce an output signal having a phase variation from an input signal within a course coarse			
delay stage while the fine loop is designed to produce an output signal having a phase deviation			
from the input signal which is substantially smaller than the deviation of the coarse loop. The			
coarse loop is designed to bring the output signal to a near phase lock condition, or phase			
delayed conditio	n, while the fine loop	is designed to achieve	e a locked condition. Thus, a dual-
loop (coarse and fine loops) all digital PLL or DLL can provide a wide lock range while at the			
same time still providing a tight lock within reasonable time parameters.			

00555626.DOC 2